Initial Vs Always Verilog Interview