Illegal Reference To Memory Verilog