How To Write Case Statement In Verilog