How To Initialize Array In Verilog