How To Enable Verilog Syntax Highlighting