How To Empty Queue In Systemverilog Assertions