How To Empty Queue In System Verilog