How To Define Array Input In Verilog