How To Define Array In Verilog