How To Declare Variable In Verilog