How To Declare Array In Verilog