How To Declare Array In System Verilog