How To Declare 2d Array In Verilog