How To Create An Empty Integer Variable In Verilog