How To Assign An Array In Verilog