How System Verilog Differs From Verilog Operators With Examples