How System Verilog Differs From Verilog Code