High Speed Ddr Memory Interface Design