Half Adder Verilog Code In Dataflow Modeling