Half Adder In Verilog Code