Half Adder In Computer Architecture