Half Adder Data Flow Verilog Code