Gitlab Code Coverage Verilog Tutorial Using Modelsim