Github Systemverilog Assertions