Generate Case Statement In Verilog