Gates In Digital Logic Design Question