Full Adder Using Two Half Adders Verilog