Fpga Based Projects Using Verilog Syntax