For Loop Syntax In System Verilog