Finite State Machine Verilog Code