Explain Associative Array In Verilog