Empty Statement In Sequential Block Verilog