Dynamic Array Verilog