Dynamic Array Initialization In System Verilog