Dynamic Array In System Verilog Testbench