Dynamic Array In System Verilog Assertion