Different Modelling Styles In Vhdl