Difference Between Wire And Reg In Verilog