Difference Between Int And Integer In System Verilog