Design Dynamic Array Systemverilog Assertions