Design Dynamic Array Systemverilog