Design Dynamic Array System Verilog Lrm