Design Dynamic Array System Verilog Logical Operators