Design Dynamic Array System Verilog Interview