Design Dynamic Array System Verilog Basics