Design Compiler Generate Verilog Code