Define Statement In Verilog