Define Half Adder In Verilog