Define Array In Verilog