Datediff With Case Statement In Verilog